<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE article PUBLIC "-//NLM//DTD JATS (Z39.96) Journal Publishing DTD v1.2d1 20170631//EN" "JATS-journalpublishing1.dtd">
<ArticleSet>
  <Article>
    <Journal>
      <PublisherName>ijesm</PublisherName>
      <JournalTitle>International Journal of Engineering, Science and</JournalTitle>
      <PISSN>I</PISSN>
      <EISSN>S</EISSN>
      <Volume-Issue>Volume 2, Issue 2</Volume-Issue>
      <PartNumber/>
      <IssueTopic>Multidisciplinary</IssueTopic>
      <IssueLanguage>English</IssueLanguage>
      <Season>June 2013</Season>
      <SpecialIssue>N</SpecialIssue>
      <SupplementaryIssue>N</SupplementaryIssue>
      <IssueOA>Y</IssueOA>
      <PubDate>
        <Year>2013</Year>
        <Month>01</Month>
        <Day>6</Day>
      </PubDate>
      <ArticleType>Engineering, Science and Mathematics</ArticleType>
      <ArticleTitle>AN AREA EFFICIENT ADDER DESIGN FOR VLSI CIRCUITS</ArticleTitle>
      <SubTitle/>
      <ArticleLanguage>English</ArticleLanguage>
      <ArticleOA>Y</ArticleOA>
      <FirstPage>46</FirstPage>
      <LastPage>59</LastPage>
      <AuthorList>
        <Author>
          <FirstName>Lekshmi Devi</FirstName>
          <LastName>V.S?</LastName>
          <AuthorLanguage>English</AuthorLanguage>
          <Affiliation/>
          <CorrespondingAuthor>N</CorrespondingAuthor>
          <ORCID/>
        </Author>
      </AuthorList>
      <DOI/>
      <Abstract>In VLSI world, the design of area and power efficient high speed logic data paths has always been a hot topic of research. Carry Select Adder (CSLA) is one of the fastest adders used in many processors for performing fast arithmetic functions. The objective of the project is to develop a synthesizable CSLA model by making use of use of a simple and efficient gate-level modification. Modified design was compared for area, power and speed with the existing regular CSLA architecture.</Abstract>
      <AbstractLanguage>English</AbstractLanguage>
      <Keywords>CSLA,Xilinx,BEC</Keywords>
      <URLs>
        <Abstract>https://ijesm.co.in/ubijournal-v1copy/journals/abstract.php?article_id=2894&amp;title=AN AREA EFFICIENT ADDER DESIGN FOR VLSI CIRCUITS</Abstract>
      </URLs>
      <References>
        <ReferencesarticleTitle>References</ReferencesarticleTitle>
        <ReferencesfirstPage>16</ReferencesfirstPage>
        <ReferenceslastPage>19</ReferenceslastPage>
        <References/>
      </References>
    </Journal>
  </Article>
</ArticleSet>