Vol. 6 Issue 8, December 2017 (Special Issue) ISSN: 2320-0294 Impact Factor: 6.765 Journal Homepage: http://www.ijesm.co.in, Email: ijesmj@gmail.com Peer Reviewed Refereed Open Access International Journal - Included in the International Serial Directories Indexed & Listed at: Ulrich's

Double-Blind

Periodicals Directory ©, U.S.A., Open J-Gage as well as in Cabell's Directories of Publishing Opportunities, U.S.A

ALGORITHM AND ARCHITECTURE FOR PRIME-FACTOR IDCT

- 1. Dr.DeepikaPatnaik, Faculty, Gandhi Institute of Engineering and TechonologyGunupur,Odisha,India
- Dr.S.S.Nayak, Faculty, Centurion University of Technology and Management (JITMCampus), Paralakhemundi
- 3. Dr. Banitamani Mallik, Faculty, Centurion University of Technology and Management(JITMCampus),Paralakhemundi

Abstract

Keywords:	In this paper, we have suggested a simple scheme for prime-factor decomposition of Inverse Discrete Cosine Transform (IDCT) and systoli mesh architecture for its implementation. It is interesting to note that th transposition of the intermediate matrix is avoided in this structure b orthogonal processing during the pair of matrix multiplication i.e., if th processing for the first matrix multiplication takes place along X
Inverse Discrete cosine Transform (IDCT), Prime-factor decomposition,VLSI, Systolic architecture, Orthogonal	direction, the processing for the second matrix multiplication is carried out along Y-direction. Due to this feature, the structure is highly compact, offers saving for transposition hardware and at the same time yields high throughput with less latency.

Author correspondence:

First Author,

processing.

Dr.DeepikaPatnaik, Faculty, Gandhi Institute of Engineering and TechonologyGunupur,Odisha,India

1. Introduction

The prime-factor decomposition technique is popularly used for fast computation of digital convolution and discrete orthogonal transforms. Prime-factor decomposition approach has, therefore, been tried for efficient computation of the DCT. The main theoretical rationale of this technique is to convert N-point DCT into a two dimensional $(N_1 \times N_2)$ -point DCT by employing certain index mapping where $N = (N_1 \times N_2)$. Then we can deal with the resulting groups of small size problems in each dimension. In a DSP processor the memory for data storage is always expensive. By the prime-factor approach it is feasible to implement the long-length DCT by processor of small memory as short-length DCTs are implemented one after the other. In addition, when this approach is combined with efficient short-length algorithms the computational complexity is reduced considerably. Cho and Lee [2]¹ derived prime-factor DCT algorithm based on various DFT algorithm which requires complex number multiplications. Yip and Wang [7]² presented a prime factor decomposed algorithm for fast computation of DCT. Yang and Narasimha [6]³ proposed a primefactor DCT algorithm which included only real-number multiplications. However, its index mapping was complicated. Lee $[4]^4$ presented input and output index mapping for a prime-factor decomposed computation of DCT. However, his input index mapping is realized by constructing and combining two index tables, which occupy additional memory space and would be infeasible in variable-size applications. Chakrabarti and Ja'Ja' [1] developed a systolic architecture implementing Lee's algorithm. They wanted to compute the DCT from DHT. So they modified the index mappings which are essentially the same as Lee's. However, they did not discuss the actual implementation of these index mappings. Lee and Huang [5] suggested scheme for prime-factor decomposition of the DCT which involves simpler and more efficient index mapping compared with those of [4, 6] and is devoid of complex arithmetic operations as well. Also they proposed two systolic architectures comprising of two matrix multiplication units and a transposition unit. In Section II, we have presented prime-factor decomposition of IDCT.

2. PRIME FACTOR DECOMPOSITION OF IDCT

The inverse discrete cosine transform (IDCT) may be written as

$$x(n) = \sum_{k=0}^{N-1} X(k) \cos [\pi(2n+1)k/2N]$$
(1)

when transform length $N = N_1 \times N_2$, N_1 and N_2 being relatively prime. The input index k in equation (1) may be mapped into (k_1, k_2) as

$$k = (N_2k_1 + N_1k_2) \mod N$$
For $N_2k_1 + N_1k_2 < N$, (2)

Using equation (2), equation (1) may be expressed as

17 1

$$x(n) = k_{1}=0 \quad \sum_{k_{2}=0}^{N_{1}-1} \sum_{k_{2}=0}^{N_{2}-1} x(k_{1},k_{2}) \cos\left[\frac{\pi(2n+1)(N_{2}k_{1}+N_{1}k_{2})}{2N}\right]$$
(3)

$$\sum_{k_{1}=0}^{N_{1}-1} \sum_{k_{2}=0}^{N_{2}-1} x(k_{1},k_{2}) \cos\left[\frac{\pi(2n+1)k_{1}}{2N_{1}} + \frac{\pi(2n+1)k_{2}}{2N_{2}}\right]$$
(4)

$$\sum_{k=0}^{N_{1}-1} \sum_{k_{2}=0}^{N_{2}-1} \sum_{k_{2}=0}^{N_{2}-1} \chi(k_{1},k_{2}) \cos\left[\frac{\pi(2n+1)k_{1}}{2N_{1}}\right] \cos\left[\frac{\pi(2n+1)k_{2}}{2N_{2}}\right] - \chi(k_{1},k_{2}) \sin\left[\frac{\pi(2n+1)k_{1}}{2N_{1}}\right] \sin\left[\frac{\pi(2n+1)k_{2}}{2N_{2}}\right]$$
(5)

Equation(3) may otherwise be expressed as

$$x(n) = k_{1}=0 \sum_{k_{2}=0}^{N_{1}-1} \sum_{k_{2}=0}^{N_{2}-1} [X(k_{1},k_{2}) - X(N_{1}-k_{1}, N_{2}-k_{2})] \cos\left[\frac{\pi(2n+1)k_{1}}{2N_{1}}\right] \cos\left[\frac{\pi(2n+1)k_{2}}{2N_{2}}\right]$$
(6)

for $N_2k_1 + N_1k_2 > N$, equation (1) may be expressed as

$$x(n) = \sum_{k_1=0}^{N_1-1} \sum_{k_2=0}^{N_2-1} x(k_1,k_2) \cos\left[\frac{\pi(2n+1)(N_2k_1+N_1k_2-N)}{2N}\right]$$
(7)

$$\sum_{i=1}^{N_{1}-1} \sum_{k_{2}=0}^{N_{2}-1} x_{i}(k_{1},k_{2}) \sin\left[\frac{\pi(2n+1)k_{1}}{2N_{1}}\right] \cos\left[\frac{\pi(2n+1)k_{2}}{2N_{2}}\right]$$
(8)
$$= (-1)^{n} k_{1}=0 k_{2}=0 \left[X\left(k_{1},k_{2}\right) \sin\left[\frac{\pi(2n+1)k_{1}}{2N_{1}}\right] \cos\left[\frac{\pi(2n+1)k_{2}}{2N_{2}}\right] + X\left(k_{1},k_{2}\right) \cos\left[\frac{\pi(2n+1)k_{1}}{2N_{1}}\right] \sin\left[\frac{\pi(2n+1)k_{2}}{2N_{2}}\right]\right]$$
(9)
$$\sum_{i=1}^{N_{1}-1} \sum_{k_{2}=0}^{N_{2}-1} \left[X\left(N_{1}-k_{1},k_{2}\right)\left(-1\right)^{n} \cos\left[\frac{\pi(2n+1)k_{1}}{2N_{1}}\right] \cos\left[\frac{\pi(2n+1)k_{1}}{2N_{2}}\right]\right] + X\left(k_{1},N_{2}-k_{2}\right)\left(-1\right)^{n} \cos\left[\frac{\pi(2n+1)k_{1}}{2N_{2}}\right] \exp\left[\frac{\pi(2n+1)k_{1}}{2N_{2}}\right]$$
(10)
$$\sum_{i=1}^{N_{1}-1} \sum_{k_{2}=0}^{N_{2}-1} \left[X\left(N_{1}-k_{1},k_{2}\right) + X\left(k_{1},N_{2}-k_{2}\right)\right] \cos\left[\frac{\pi(2n+1)k_{1}}{2N_{2}}\right]$$
(11)

Equation (6) and (11) may be expressed as

$$x(n) = \sum_{k_1=0}^{N_1-1} \sum_{k_2=0}^{N_2-1} y(k_1,k_2) \cos\left[\frac{\pi(2n+1)k_1}{2N_1}\right] \cos\left[\frac{\pi(2n+1)k_2}{2N_2}\right]$$
(12)
$$y(k_1,k_2) = X(k_1,k_2) - X(N_1-k_1,N_2-k_2) \text{ for } N_2k_1 + N_1k_2 < N \text{ and}$$

$$= X (N_1 - k_1, k_2) + X (k_1, N_2 - k_2) \text{ for } N_2 k_1 + N_1 k_2 > N$$
(13)

The output index *n* in equation (12) may be mapped into (n_1, n_2) as (Kung, S.Y.et.al)⁸

Using equation (13) and (14), equation (12) can be written as

$$x (n_1, n_2) = \sum_{k_1=0}^{N_1-1} \sum_{k_2=0}^{N_2-1} y (k_1, k_2) \cos\left[\frac{\pi (2n_1+1)k_1}{2N_1}\right] \cos\left[\frac{\pi (2n_2+1)k_2}{2N_2}\right]$$
(15)

Due to orthogonal nature of the DCT , the forward transform, may however, be realised by the transpose of the inverse transform.

3. SYSTOLIC ARCHITECTURE FOR IMPLEMENTATION OF THE IDCT

Equation (15) may be expressed in a form
$$\mathbf{X}^{\mathsf{T}} = \mathbf{D} [\mathbf{C}\mathbf{Y}]^{\mathsf{T}}$$
 (16)

Where X and **Y** are matrices of size $N_1 \times N_2$ while C and D are matrices of size $N_1 \times N_2$ and $N_2 \times N_2$ respectively, which represent the transform kernels. For avoiding the transpose operation, equation (15) may otherwise be expressed as

$$\sum_{J=0}^{N_{2}-1} Z_{Ij} D_{mj}$$
(16a)

for

$$\sum_{Z_{lj}=i=0}^{N_{1}-1} C_{li}Y_{ij}$$
(16b)

where $l = 0, 1, ..., N_1$ and $m = 0, 1, ..., N_2-1$

$$Y_{ij} = y(i,j) \tag{17}$$

$$C_{lj} = \cos\left[\frac{\pi(2l+1)i}{2N_1}\right] \tag{18}$$

$$D_{mj} = \cos\left[\frac{\pi(2m+1)j}{2N_2}\right] \tag{19}$$

As given by equation (16), the prime-factor IDCTmay be computed in two distinct stages. In the first stage, one has to perform multiplication of matrix [Y_{ij}] of size $N_1 \times N_2$ with N_1 -point transform kernel $[C_{ij}]$ of size $N_1 \times N_1$ to obtain an intermediate matrix $[Z_{ij}]$ of size $N_1 \times N_2$ equation (16b). In the second stage, each row of intermediate matrix $[Z_{ij}]$ is multiplied with the rows of N_2 -point transform kernel $[D_{m_i}]$ of size $N_1 \times N_2$, according to equation (16a). Multiplication of both these stages may be mapped into a systolic mesh containing $N_1 \times N_2$ PEs for fully pipelined processing. The proposed systolic structure for computing N-point transform, $(N = N_1 \times N_2)$, is shown in Fig. 1. The function of each PE is depicted in Fig.2. The first rows of the N_1 -point transform kernel $[C_{ij}]$ is fed of the first array. The successive rows of the transform kernels are fed to the successive arrays, staggered by one time-step with respect to the preceding one. The first column of the input matrix $[Y_{ij}]$ is fed to the first PE of the first array. The successive columns are fed to the successive PEs of the first array in subsequent time-steps. The columns of the N_2 -point transform kernel $[D_{mi}]$ are fed to the different PEs of the first array at the lag of N_1 time-steps with respect to the corresponding columns of the input matrix $[Y_{ij}]$. In the first stage of computation, the (j+1)th PE of (l+1)th array computes an element $[Z_{ij}]$ of the intermediate matrix in N_1 time-steps, where a PE performs a multiplication and adds the result to the content of the accumulator A_1 , in every time-step. At the end of N_1 timesteps, the accumulator content is transferred to the accumulator A₂ while A₁ is reset to zero. In the second stage of computation, in each array, the multiplication of one row of the intermediate matrix $[Z_{ij}]$ with N_2 -point transform kernel $[D_{mj}]$ is performed to obtain N_2 number of desired components.

4. HARDWARE AND THROUGHPUT CONSIDERATIONS

The systolic architecture for implementation of IDST as shown in Figure. 1 requires $N_1 \times N_2$ number of identical PEs. In each PE there are two multipliers, two adders and two accumulators. The

area complexity of the proposed structure is $O(N_1 \times N_2)$. The first transform component is obtained after $N_1 + N_2$ time-steps. The first set of transform components is obtained after $2(N_1 + N_2 - 1)$ time-steps. However, the successive sets of transform components are obtained in every N_2 time-step interval. The throughput rate of the proposed structure would, therefore, be $R = {N_1 \choose T}$ where *T* is the duration of a time-step, given by $T = T_m + T_a$, T_m and T_a are, respectively, the time required for performing a real multiplication and a real addition in the PE. It is interesting to note that the transposition of the intermediate matrix is avoided in this structure by orthogonal processing during the pair of matrix multiplication i.e., if the processing for the first matrix multiplication takes place along X-direction, the processing for the second matrix multiplication is carried out along Y-direction. Due to this feature, the structure is highly compact, offers saving for transposition hardware and at the same time yields high throughput with less latency.







Figure 2.Function of each PE

Algorithm

1. $A_1 = A_2$ $A_1 = 0$ 2. $A_1 = A_i + C_{in}Z_{in}$ $X_{out} = X_{in} + A_2D_{in}$ $C_{out} = C_{in}$ $D_{out} = D_{in}$ $Z_{out} = Z_{in}$ Count = Count + 1 if (Count = N_1) go to 1 else go to 2 end if

TABLE 1 Comparison of Area Complexity, Computation Time and VLSI Performance Measure of the Structure for Computing Prime-factor IDCT of Size N × N.

Structures	Area Complexity	Computation	VLSI Performance
	(A)	Time (τ)	Measures (Ατ ²)
Structure of Lee and Huang [5]	3 <i>N</i> ²	3 <i>N</i>	27 <i>N</i> ⁴
Structure of Gou et al. [3]	$(N^4 - 1)/2$	$(N^2 + 1)/2$	$(N^8 + 2N^6 - 2N^2 - 1)/8$
Systolic Architecture for IDCT (Figure 1)	N ²	2 <i>N</i>	4 <i>N</i> ⁴

5. Conclusion

We have suggested a simple scheme for prime-factor decomposition of IDCT and systolic mesh architecture for its implementation. It is interesting to note that the transposition of the intermediate matrix is avoided in this structure by orthogonal processing during the pair of matrix multiplication i.e., if the processing for the first matrix multiplication takes place along X-direction, the processing for the second matrix multiplication is carried out along Y-direction. Due to this feature, the structure is highly compact, offers saving for transposition hardware and at the same time yields high throughput with less latency.

References

- C. Chakrabarti, andJ. Ja`Ja`: "Systolic Architectures for the Computation of the Discrete Hartley and Discrete Cosine Transforms based on Prime Factor Decomposition", *IEEE Transactions* on *Computers*, volume 39, issue 11, pages 1359-1368, November 1990.
- [2] Nam Ik Cho, and Sang Uk Lee: "A Fast 4 × 4 DCT Algorithm for the Recursive 2-D DCT", *IEEE Transactions on Signal Processing*, volume 40, issue 9, pages 2166-2173, September 1992.
- [3] Jiun-InGuo, Chi-Min Liu, and Chein-Wei Jen: "A New Array Architecture for Prime-Length Discrete Cosine Transform", *IEEE Transactions on Signal Processing*, volume 41, issue 1, pages 436-442, January 1993.
- [4] <u>Byeong G Lee</u>: "Input and Output Index Mappings for a Prime-Factor Decomposed Computation of Discrete Cosine Transform", *IEEE Transactions on Acoustics, Speech* and *Signal Processing*, volume 37, issue 2, pages 237-244, February 1989.
- [5] Peizong Lee, and Fang-Yu Huang: "An Efficient Prime-Factor Algorithmfor theDiscrete Cosine TransformandIts HardwareImplementations", *IEEE Transactions on Signal Processing*, volume 42, issue 8, pages 1996-2005, August 1994.
- [6] P. P. N. Yang, and M. J. Narasimha, "Prime Factor Decomposition of the Discrete Cosine Transform", in *Proc. Int. Conf. Acoustics, Speech, and Signal Processing (ICASSP)*, pages 772-775, 1985.
- [7] P. Yip, and Fangming Wang: "A Prime-Factor Decomposed Algorithm for the Discrete Sine Transform", <u>Computers & Electrical Engineering</u>, volume 16, issue 1, pages 43-49, 1990.

[8] S.Y. Kung, et.al(Eds), VLSI and modern signal processing, Englewood cliffs, Newjersey, prentice-hall 1985